We report the propagation of a square wave signal in a quasi-periodically driven Murali-Lakshmanan-Chua (QPDMLC) circuit system. It is observed that signal propagation is possible only above a certain threshold strength of the square wave or digital signal and all the values above the threshold amplitude are termed as 'region of signal propagation'. Then, we extend this region of signal propagation to perform various logical operations like AND/NAND/OR/NOR and hence it is also designated as the 'region of logical operation'. Based on this region, we propose implementing the dynamic logic gates, namely AND/NAND/OR/NOR, which can be decided by the asymmetrical input square waves without altering the system parameters. Further, we show that a single QPDMLC system will produce simultaneously two outputs which are complementary to each other. As a result, a single QPDMLC system yields either AND as well as NAND or OR as well as NOR gates simultaneously. Then we combine the corresponding two QPDMLC systems in a cross-coupled way and report that its dynamics mimics that of fundamental R-S flip-flop circuit. All these phenomena have been explained with analytical solutions of the circuit equations characterizing the system and finally the results are compared with the corresponding numerical and experimental analysis. Nonlinear dynamics based computing is an emerging field which can replace silicon chips and is becoming increasingly popular in nonlinear and chaotic dynamics, and computing research. Actually, Boolean based silicon chips are extremely logical in their operations. These logical operations can be classified into two groups, namely combinational logic circuits and sequential logic circuits. The basic building blocks for combinational logic circuits are the logic gates, namely AND, OR, NOT, NAND, NOR, etc., whereas the basic building block for sequential logic circuits is the flip-flop. Here, we have proposed a new mechanism by using a quasi-periodically driven nonlinear dynamical system exhibiting a strange non-chaotic attractor for constructing the logic gates AND/NAND/OR/NOR and fundamental R-S flip-flop circuit with Murali-LakshmananChua circuit as an example. By only imposing constraints on the logic high and logic low values of the input signal, we are able to implement these dynamic logic gates and flip-flop. In fact, without altering the system parameters, we point out how the logical operations can be decided by the asymmetrical input square waves. Consequently, dynamic computing using the behaviour of nona) Electronic mail: venkatesh.sprv@gmail.com b) Electronic mail: av.phys@gmail.com c) Electronic mail: lakshman@cnld.bdu.ac.in linear dynamical systems is shown to be quite implementable in hardware devices. Our results also show that nonlinearity is more significant than the existence of chaos for design of the logic gates and latches.
Nonlinear dynamics based computing is an emerging field which can replace silicon chips and is becoming increasingly popular in nonlinear and chaotic dynamics, and computing research. Actually, Boolean based silicon chips are extremely logical in their operations. These logical operations can be classified into two groups, namely combinational logic circuits and sequential logic circuits. The basic building blocks for combinational logic circuits are the logic gates, namely AND, OR, NOT, NAND, NOR, etc., whereas the basic building block for sequential logic circuits is the flip-flop. Here, we have proposed a new mechanism by using a quasi-periodically driven nonlinear dynamical system exhibiting a strange non-chaotic attractor for constructing the logic gates AND/NAND/OR/NOR and fundamental R-S flip-flop circuit with Murali-LakshmananChua circuit as an example. By only imposing constraints on the logic high and logic low values of the input signal, we are able to implement these dynamic logic gates and flip-flop. In fact, without altering the system parameters, we point out how the logical operations can be decided by the asymmetrical input square waves. Consequently, dynamic computing using the behaviour of non-
I. INTRODUCTION
In recent years, there has been new theoretical directions in harvesting the richness of nonlinear dynamics based computing. In particular, the phenomenon of chaos can be exploited to do flexible computations. This so-called chaos computing paradigm is driven by the motivation to use a single chaotic unit to emulate different logic gates and ultimately construct a more dynamic architecture. In this direction, the pioneering work of Sinha and Ditto is based on the thresholding (clipping/limiter) method to implement different logic gates [1] [2] [3] [4] . Then Prusha and Linder emphasized the importance of nonlinearity over chaos using a nonlinear paramaterized map and illustrated why chaos and computation require nonlinearity 5 . Following this, Murali and Sinha proposed a different scheme, in particular using synchronization of a driver and response nonlinear system, to achieve logic gate operations [6] [7] [8] . Recently, Murali et al 6, 7 had shown that the interplay between a moderate noise floor and the nonlinearity can be exploited for the design of key logic gate structures termed as Logical Stochastic Resonance(LSR). This work was followed by Kohar et al to demonstrate that the noise in conjunction with a periodic drive yields a consistent logic gate structure for all noise strengths 8 . They also showed the existence of noise-free LSR by driving a bistable system 9 with periodic forcing. Consequently, nonlinear dynamics based computing has received much attention and it has been demonstrated over a variety of physical, chemical and biological systems [10] [11] [12] [13] [14] [15] . Besides, many of the recent works focussed on the possibility of utilizing a nonlinear system, not just as a logic gate but also as a memory device. In particular, Cafagna and Grassi proposed chaos based S-R flip-flop from two cross coupled NOR gates implemented by a single Chua's circuit 16 . Campos-Canton et al 17 reported a reconfigurable analog block able to simulate different logic gates and S-R flip-flop with the logic output signal based on the equation of the plane in analytic geometry. They validated their results with experiments 17 . Kohar and Sudeshna Sinha demonstrated how noise allows a bistable system to behave as a Set-Reset latch as well as a logic gate 11 . Nan Wang and Aiguo Song obtained Set-Reset latch logic operation in a symmetric bistable system subject to colored noise 18 . Apart from logic gates and memory device, Campos-Canton et al have proposed a parameterized method to design all multivibrator circuits via chaotic Chua circuit system. These authors have electronically realized all multivibrator circuits, pulse generator and a full S-R flip-flop device 19 .
Recently, two of the present authors described the implementation of dynamic logic gates using Logical Vibrational Resonance(LVR) by driving a piecewise linear non-autonomous system with periodic forcing 20 . On employing a second harmonic perturbation to a periodically driven nonlinear system to exhibit the vibrational resonance phenomenon, it has been found [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] that if the frequency of the second harmonic force and the driving force are incommensurate, then their ratio will be irrational and one can find the occurrence of strange nonchaotic attractors (SNAs) in these systems. Such systems are designated as quasiperiodically driven nonlinear systems (QPDNS). Though quasiperiodically driven nonlinear systems are ubiquitous, widespread and are observed in numerous physical, and biological situations 29, 30 , one can make use of them to propagate signals, and to design and implement dynamic logic gates, and flip-flop operations using certain nonlinear circuits. Operating the circuit in a SNA regime exploits needed nonlinearity without the exponential divergence of nearby trajectories associated with chaos. As a result, robust nonlinear dynamics based computing is possible against noise. So far, to our knowledge, quasiperiodically driven nonlinear systems exhibiting SNAs have not been used in the literature to achieve nonlinear dynamics based computing. In this paper, we first make use of a quasi-periodically driven Murali-Lakshmanan-Chua (QPDMLC) circuit system to enhance nonlinear dynamics based computing.
In all the previous studies of nonlinear dynamics based computing, the two logical inputs that are to be logically added are considered either as perturbations on the potential well using current sources or as external perturbations using voltage sources for building logic gates. Apart from these, to get the desired logic behavior, one has to change either the system parameters or include an asymmetry bias on nonlinear systems exhibiting phenomena like chaos synchronization, threshold mechanism, and stochastic resonance. Recently a new mechanism was proposed to get dynamic logic gates by imposing constraints on the high (1) and low (0) states of the logical inputs in Logical Vibrational Resonance MuraliLakshmanan-Chua circuit system 20 . In this mechanism, there is no need to alter either the system parameters or add external asymmetry bias to get dynamic logic behavior. Hence, it is easier to design dynamic logic gates through this method rather than with the other techniques because the amplitudes of the two square waves or digital signals will be the deciding factor for the dynamic gates.
In this paper, we make use of the mechanism proposed by two of the present authors 20 and modify it to yield conditions for AND/NAND and OR/NOR gates to meet our needs for building dynamic logic gates. The reason to modify the above mechanism is due to the availability of different selective bounded AND, OR and NOT response regions in the two parameter phase diagram. As a result, to select any logical operation, one has to change not only the amplitude of the second harmonic force but also the amplitude of the positive or high state input logical signal. However, this is not required in the present paper, where the asymmetric amplitudes of logical input alone will be the deciding factor for different logical behaviors. This is due to the occurrence of selective bounded and same response regions which correspond to AND and OR operations, respectively, in the two parameter diagram. Apart from this, we have also reported that the single QPDMLC system can logically add the given two logical inputs and yield not only logical AND or OR via x variable, but also provide its complement, that is NAND or NOR, through y variable simultaneously. Thus, we first demonstrate in an electronic circuit in which the occurrence of parallel implementation of logic gates can be implemented. By using this parallelism inherent in this circuit, we obtain active high R-S flip-flop and active low R-S flip-flop from the two cross-coupled QPDMLC circuit. These kind of results have not been observed in any of the previous studies.
However, the success of nonlinear dynamics based computing is based on the fact that how far the given square wave or digital signal is propagated by the nonlinear system under various phenomena like stochastic resonance and vibrational resonance 31 . Taking into account these considerations, we evaluated the threshold amplitude for the input square wave or digital signal to be propagated by the QPDMLC system. The region above the threshold amplitude called the 'region of signal propagation' is depicted in a two parameter phase diagram. From the region of signal propagation, we determine the conditions for logic high or positive peak and logic low or negative peak inputs to get the desired AND/OR and NAND/NOR behaviors simultaneously. Further, we extend this idea to implement the fundamental R-S flipflop by combining two QPDMLC systems operating in the NAND gate mode which is simpler to understand. All these phenomena have been explained by the analytical solution to the normalized circuit equation of the MLC circuit with an incommensurate frequency second harmonic driving force and the results are compared with the numerical solutions obtained by solving the normalized circuit equations using the Runge-Kutta fourth order method. Thus, we have succeeded in designing the desired dynamic computing elements, namely the dynamic logic gates and R-S flip-flop, via the QPDMLC system without altering the system parameters and are able to prove that the amplitudes of the logic high and low states are the deciding factors for dynamic computing. The structure of the paper is as follows. In Sec.II, the circuit realization of QPDMLC system has been discussed and its solutions are analytically derived (see Appendix A). In Sec.III, we have successfully explained the possibility of propagation of the square wave or digital signal via QPDMLC through a two parameter phase diagram using the analytical as well as numerical solutions. Following this we have discussed the analytical, numerical and experimental implementation of logic gates and R-S Flip-flop using the QPDMLC system in Sec. IV and Sec. V, respectively.
II. CIRCUIT REALIZATION OF QUASI-PERIODICALLY DRIVEN MURALI-LAKSHMANAN-CHUA SYSTEM
Let us consider a simple electronic circuit corresponding to a quasi-periodically driven Murali-LakshmananChua (QPDMLC) 25, [32] [33] [34] [35] circuit system as shown in Fig. 1 . By applying Kirchoff's law, the dynamical equations can be represented as follows:
where v and i L are the voltage across capacitor C, and current through the inductor L, respectively in the nonlinear system, while f 1 and f 2 are the strengths of the external periodic voltage sources of frequencies Ω 1 and Ω 2 , respectively. Here g(v) represents the piecewise-linear characteristic function of Chua's diode in the system:
In eq. (2), m 0 and m 1 are the inner and outer slopes of the (v − i) characteristic curve of the Chua's diode, respectively, and B p is the break point which distinguishes the inner and outer slopes of the (v − i) curve. For analytical and numerical confirmation we rescale Eqs. (1) by
The set of normalized equations obtained after rescaling are as follows:
where the overdot indicates the time differentiation and
and to meet the requirement that the ratio of the frequencies ω1 ω2 is irrational. The analytical solutions of the above system (3) has been discussed briefly in Appendix A.
III. PROPAGATION OF SQUARE WAVE SIGNAL THROUGH QUASI-PERIODICALLY DRIVEN MURALI -LAKSHMANAN -CHUA CIRCUIT SYSTEM
In order to propagate the digital signal, a voltage source or square wave signal represented by I (which is to be designated as I after rescaling, I = I β/B p , in the normalized equations) is added in series with the external driving force as shown in Fig. ? ?. After applying Kirchoff's law and rescaling, the set of normalized equations becomė
The corresponding solutions are given by (6) and
where
and the integrating constants become
Choosing the initial conditions as x 0 = 0.2, y 0 = 0.3 at t 0 = 0, we fix F 1 = 0.08. Thus, for various values of F 2 in the range 0 to 0.2, different amplitudes (δ) of the square wave signals are employed in the QPDMLC system (5). On evaluating the solutions x and y of the system (5) by using Eqs. (7) and (6), it has been found that only for a critical value or above the amplitude (δ) of the square wave signal alone it will be propagated by the QPDMLC system through its state variables x and y. For all other values of δ (that is lower than the critical value for fixed F 2 value), the state variable x of the system is either in x > 0 (logic high state) region or in x < 0 (logic low state) region or in the bistable region. Further, the state variable y of the system is always found to be complementary to the state variable x. Without loss of generality, for the random input square wave or digital signal, the logical high (1) state is taken as +δ and logical low (0) state as −δ. Then, the nature of the state variables x and y are analyzed using Eqs. (7) and (6) and they are plotted in two parameter phase diagrams as shown in Figs. 3(a) and  3(b) , respectively. The state variable x of the system (5) mimics the input square wave or digital signal such that the logic high input is obtained at the output as x > 0 and logic low input is obtained as x < 0 at the output. This type of response of the QPDMLC system (5) for the random input square wave or digital signal corresponds to the red region of the two parameter phase diagram as shown in Fig. 3(a) . Hence, this region is called the signal propagation region. On the other hand, in Fig. 3(a) , the green region corresponds to the logical output response 0− state, that is x < 0, the blue region corresponds to the logical output response 1− state, that is x > 0, and the pink region corresponds to the bistable state (x > 0 and x < 0) irrespective of the states of the digital input signal. Thus, we interpret the output state of QPDMLC system x(or y) < 0 as logic low output 0 and the state x(or y) > 0 as logic high output 1 throughout our discussion.
On the other hand, the corresponding state variable y of the same system mimics the inverted input square wave or digital signal which corresponds to the red region, while the green region corresponds to the logical output response 0− state, that is y < 0, while the blue region corresponds to the logical output response 1− state, that is y > 0, and the pink region corresponds to the bistable state irrespective of the logical states of the input signal as shown in Fig. 3(b) .
Numerical simulations of the system (5) has been performed using the Runge-Kutta fourth (RK IV) order algorithm. The different responses (state variables x and y) of the system to the random digital input signal are plotted as two parameter phase diagrams as in Figs. 3(c) and 3(d), respectively, which are found to be in complete agreement with the analytical results.
Finally, the above behaviors have been further confirmed for the random signal propagation (see Fig. 4(a) ) with amplitude δ = 0.006 by choosing different F 2 values in different regions of the two parameter phase diagram for different time intervals. They are plotted in Fig. 4(b) (red line represents x state variable and green line represents y state variable) using the analytical solution. It has been found that for the interval [0 : 1.0 s], choosing F 2 = 0.01 (blue region in the two parameter phase diagram (see Fig. 3(a) ) using the state variable x and green region in the two parameter phase diagram (see Fig. 3(b) ) using the state variable y), the state of the QPDMLC system x is found to be always in the logic low state (x < 0) and y is in the logic high state (y > 0) irrespective of the state of the inputs +δ or −δ. On the other hand, for the interval [1.0 : 2.0 s] with F 2 = 0.04 (red region in Figs. 3(a) and 3(b) ), the system state variable x mimics the input state which confirms the signal propagation and the system state variable y mimics the inverted input state which confirms the inverted signal propagation, respectively. Then for the interval [2.0 : 3.0 s] with F 2 = 0.16 (the pink region in Figs. 3(a) and 3(b) ), the system states x and y are in a bistable state. Fig. 4(c) is obtained by numerical method which also confirms these behaviors.
IV. IMPLEMENTATION OF LOGIC GATES VIA QPDMLC CIRCUIT
The combinational logic circuit element or logic gate is composed of strange non-chaotic non-linear system, namely the MLC system with an external incommensurate frequency driving force and two random pulsed voltage sources I 1 and I 2 instead of a single voltage source I shown in Fig. ? ?. As pointed out by Venkatesan, Murali and Lakshmanan 25 , the parameters of the QPDMLC circuit system is set to exhibit a strange non-chaotic attractor (SNA) by choosing F 1 = 0.08 and F 2 = 0.07454785 throughout our discussion for the nonlinear dynamics based computing. In order to perform the logical operations, one must have at least two input signals. Hence, the two voltage sources I 1 and I 2 serve this purpose and after rescaling they will become I 1 + I 2 instead of I in Eqs. (5b), (6) , (7), (8) , and (9), respectively.
With these input signals, the four possible input combinations (0, 0), (0, 1), (1, 0), (1, 1) are merged into three different input combinations (0, 0), (0, 1)/(1, 0) and (1, 1) . The low input is taken as ν 1 for logical 0 and the high input as ν 2 for logical 1. With no loss of generality, consider the two inputs I 1 and I 2 to take the value ν 1 when the logic input is 0, and the value ν 2 when the logic input is 1. Then, the two logical inputs are logically added for different combinations either by AND or by OR manner so as to yield the resultant which is either a logic low output 0 which corresponds to a value less than or equal to −δ T or a logic high output 1 corresponding to a value greater than or equal to δ T . The polarity of δ T specifies either the system resides in a positive potential well or a negative potential well. Further, δ T is the amplitude of the digital input signal to be propagated by the QPDMLC system discussed in the previous section. As a result, the value of δ T and F 2 will always be chosen in the signal propagation region of QPDMLC system shown in the two parameter phase diagram (red region in Fig. 3(a) ) corresponding to the state variable x. Let the system parameters be chosen as δ T = 0.05 and F 2 = 0.07454785. This is because the parameters in this region alone make the QPDMLC system to logically add the given two inputs and finally yield an output that is similar to either AND or OR gate operation. Hence, this region can also be named as 'region of logical operation'. With these considerations the three possible input combinations are added logically either as AND or as OR manner and the resultant should necessarily satisfy the signal propagation condition (or the resultant δ T value should necessarily lie on the red region or signal propagation region or logical operation region of the two parameter phase diagram corresponding to x state variable) as follows:
AND Gate:
which also satisfies Eq.(10a). Thus,
are the conditions for AND operation. OR Gate:
With Eq.(12a) ,
2 which also satisfies Eq.(12c). Thus
are the conditions for OR operation.
As an example, let us fix the parameters, F 1 = 0.08, F 2 = 0.07454785 and δ T = 0.05 in the propagation region (red region) of the two parameter phase diagram shown in Fig. 3(a) . As a result, the low (ν 1 ) and high (ν 2 ) states of the input signal become ν 1 = −0.075 and ν 2 = 0.025, respectively for AND/NAND operation from Eq. (11) . Similarly, Eq. (13) (ν 1 , ν 1 ), (ν 1 , ν 2 ), (ν 2 , ν 1 ), and (ν 2 , ν 2 ) , the state variable x of the QPDMLC system mimics AND, and y mimics NAND operations simultaneously as shown in Fig. 5 . Similarly, for various combinations of ν 1 = −0.025 and ν 2 = 0.075, the system shows the OR and NOR response as in Fig. 2 .
A. Experimental investigation
The dynamics of the QPDMLC system, namely, the MLC system with an external incommensurate frequency driving force with two square pulses I 1 and I 2 instead of a single input square pulse I [see Fig. 1 ] has been investigated experimentally. To confirm our numerical results through experimental study of the circuit given in Fig2. ??, the circuit parameters corresponding to the dimensionless units of parameters used in our above numerical studies are fixed at C = 10nF , L = 18mH, R = 1340ohms, R s = 20ohms, γ 1 (= Ω1 2π ) = 23706.667Hz and γ 2 (= Ω2 2π ) = 7325.763Hz, f 1 = 0.056572V rms and f 2 = 0.05270V rms . For this set of system parameter values, it has already been observed that the circuit exhibits strange non-chaotic behaviour 25 . Now, under the influence of two inputs, I 1 and I 2 , the change in the time series of the attractor is obtained by measuring the voltage 'v' across the capacitor 'C' and the current i L through the inductor 'L' in the form of voltage drop across the current sensing resistor 'R s ' (v s = R s i L ). The two inputs I 1 and I 2 and the voltages 'v' and 'v s ' are connected to the channels 1, 2, 3 and 4 of the Agilent Mixed Storage Oscilloscope (MSO-X 3014A). Then, for the two appropriate asymmetric input square waves, the response of the QPDMLC system exhibits AND gate (in the 'v' variable) and NAND gate (in the 'v s ' variable) (see Fig. 7 ). For another set of two appropriate asymmetric input square waves, the system behaves as OR gate (when we measure the voltage across 'C') and NOR gate (when we measure the voltage across 'R s ') (see Fig. 8 ). Thus the parallelism of AND and NAND as well as OR and NOR are inherent in the QPDMLC circuit, which will help to perform the logic operations faster.
V. IMPLEMENTATION OF R-S FLIP-FLOP VIA QPDMLC CIRCUIT
Next we consider a system of two QPDMLCs mimicking AND/NAND gates are coupled to form a basic building block for sequential logic circuit, which is termed as a Flip-Flop circuit. Thus, the two coupled QPDMLC circuit systems characterizing an active high as well as active low R-S flip-flop is represented as follows:
2 , y 1,2 > 0. The solution of the above characteristic equations is found to be similar to the solution of individual QPDMLC system (5) just by modifying the constant I by R + I(y 1 ) and S + I(y 2 ), respectively. Thus, the solutions x 1,2 and y 1,2 are obtained from Eqs. (7) and (6) by replacing I by S + I(y 2 ) and R + I(y 1 ), respectively, and one can plot the response of the coupled system (14) as shown in Fig. 6(b) . Here, we interpret y 1 as the output Q and y 2 as the outputQ of the R-S flip-flop. Also, the state variables y 1,2 > 0 are taken as the logical high output and y 1,2 < 0 are taken as the logical low output. Finally, the various operations of the active high R-S flipflop are described as follows: 1. When S and R inputs are both ν 1 = −0.075 or low, the outputs y 1 and y 2 simultaneously go to the logical low (0) or y 1,2 < 0. This represents the prohibited or forbidden state for the flip-flop. 2. When S is ν 1 = −0.075 or low and R is ν 2 = 0.025 or high, the y 1 output is set to the logical high (1) or y 1 > 0 and y 2 output is reset or cleared to low (0) or y 2 < 0. This mimics the set condition. 3. When S is ν 2 = 0.025 or high and R is ν 1 = −0.075 or low, the y 1 output is reset to the logical low (0) or y 1 < 0 and y 2 output is set to high (1) or y 2 > 0. This mimics the reset condition. 4. When S and R inputs are both ν 2 = 0.025 or high, the coupled QPDMLC system leaves the outputs y 1 and y 2 in their previous complementary states. This shows the condition for holding or idle or rest or memory effect. Similarly the response of the state variables x 1 taken as Q and x 2 taken asQ are shown in Fig. 7(b) which is designated as active low R-S flip-flop. It is found that the set and the reset conditions are interchanged for the state variables x 1,2 . The above results are verified numerically using the Runge-Kutta fourth order method and plotted in Figs. 6(c) and 7(c) for the state variables y 1,2 and x 1,2 , respectively.
VI. CONCLUSIONS
In summary, we have deduced the equations for a quasi-periodically driven Murali-Lakshmanan-Chua system which mimics dynamic logic gates and fundamental R-S flip-flop and an exact analytic solution has been given. Further, we have shown the propagation of square waves or digital signals through the quasi-periodically driven Murali-Lakshmanan-Chua circuit system is possible for certain regions named as signal propagation region in the two parameter phase diagram. We have extended this idea of signal propagation to construct the basic building blocks for combination logic circuits, namely logic gates, and basic building block for sequential logic circuit, namely flip-flop. In particular, we have shown the direct and flexible implementation of the desired basic logic gates OR / NOR as well as AND / NAND using the QPDMLC system by properly choosing the values of logic high and logic low inputs which are designated as the asymmetrical input signals. These asymmetrical amplitudes for positive and negative states of the input signal are obtained by the conditions for AND and OR gates using the parameters δ and F 2 in the signal propagation region of the two parameter phase diagram. Later, we have extended this idea to implement the active high R-S flip-flop and active low R-S flip-flop simultaneously, by combining the two QPDMLC systems under AND/NAND conditions. All these behaviors are studied by analytical method and verified with the numerical results. The logic gates have also been experimentally realized. It has been concluded that all these dynamic computings are done without altering the system parameters which in turn depends on the asymmetrical amplitudes of the input square wave signals. Such a scheme of implementation of basic dynamic logic gates and flip-flop for digital circuits may serve as ingredients of a general purpose device more flexible than statically wired hardware. .
Knowing y(t) and substituting for y,ẏ from Eq.(A2), the value of x(t) is obtained from Eq. (3b) and is found to be x(t) = 1/β − C 1 0,± (α 1 + σ) exp(α 1 t) − C 2 0,± (α 2 + σ) exp(α 2 t) + (E 12 ω 1 + E 13 σ) cos(ω 1 t) +(F 1 − E 12 σ + E 13 ω 1 ) sin(ω 1 t) +(E 22 ω 2 + E 23 σ) cos(ω 2 t) +(F 2 − E 22 σ + E 23 ω 2 ) sin(ω 2 t) − E 1 σ ,
where σ = β(1 + ν) and the values of the integration constants, namely C 
